
# LOW Byte PROCESSOR

JUMP [IZE] WITH 100SE TO -ZV


#### Table of contents


TITLE	Page
Block Diagram	01
Bit slice drawings	
ALU carry and RM fast-branch	
ALU function Ram	
Task & Sub-Task logic	
Function Field decoding	
"A" multiplexor & Mar multiplexor control	
"B" multiplexor control	
"Processor" multiplexor control	
Q and Count Registers	17
Shift Control register	18
Shifter multiplexors	
Rm & T write control	
Rm, Stk, and T address lines	21
Rm Address control & Bypass	22
Stk Address control & Stk Ufl/Ovfl tests	
Hold Simulator and Temp Sence	26
Parity logic	27
Midas control and multiplexors	28
Clock distribution	30
Termination resistors for Multiwire	
Layout	32
Loading Information	


							TOTALISMA LANCKER MANAGEMENT
XEROX	Project	Reference	File	Designer	Rev	Date	Total Pages
PARC	Dorado	Title Page	ProcL-mwRev-C	sil R Bates	Ci	3/18/80	33





all busses 16 wide unless noted otherwise Reference File Page Project Designer Rev Date **XEROX** ProcL01.sil Ci Block Diagram R Bates 6/27/79 01 Dorado PARC






















#### ALU output (assuming 10.2 ns to output of BMux)

Logical function to output = 11.9


Arithmetic operation to data = 20.0

Arithmetic operation to carry = 17.9


Logical Function = 22.0

Arithmetic operation to data = 30.1

Arthmetic operation to carry = 28.0




### Fast Branch on Rm odd





This circuit will correctly
bypass R from Pdata or Mdata
When "RislfData" is in effect, the fast branch
will be based on the contents of the addressed
RM or STK, bypassed if necessary.

XEROX	Project	Drawing	File	Designer	Rev	Date	Page
PARC	Dorado	Atithmetic Logic Unit	ProcL10.sil	R Bates	Ci	6/27/79	10












NOTE: Moving k24 to f21 saves 0.4 ns


X	Project	Drawing	File	Dəsigner	Rev	Date	Page
PARC	Dorado	ALU FUNCTION RAM	ProcL11.sil	R Bates	Ci	6/27/79	11





#### Task number tracking logic




















XERO	X Project	Drawing	Q Register	File	Designer	Rev	Date	Page
PARC	Dorado	and	Task Simulator	ProcL17.sil	R Bates	Ci	6/27/79	17

#### **RIGHT mask**





I	YEROX	Project	Drawing	File	Designer	Rev	Date	Page
ı	ALITOX	Dorado	Shift Register Control	ProcL18.sil	R Rates	Ci	6/27/79	18
	PARC	Dorado	Office register Control		n bales	O.	0/21/13	10







Project Drawing File Designer Rev Date Page LC FIELD **XEROX** Dorado RAM ADDRESSES ProcL20.sil R Bates Ci 6/27/79 20 PARC










$\Gamma_{x}$	EROX	Project	Drawing	File	Designer	Rev	Date	Page
	PARC	Dorado	RM & STK addressing	ProcL21.sil	R Bates	Ci	6/27/79	21









ProcL24.sil

R Bates

Ci


1/21/80


24

Dorado


PARC

Overflow / Underflow Ck






#### Spare FF Decode




\* NOTE: wire [086] with 71 ohms to Gnd to disable the simulator. (see page 24)


#### **Hold Simulator**

#### Temperature Sensing Ckt



XEROX	Project	Drawing	Task Simulator	File	Designer	Rev	Date	Page
PARC	Dorado	and Te	emperature Sense	ProcL26.sil	R Bates	Ci	6/28/79	26







#### Midas Control


#### Spair Socket Declarations

Board A will be in the left half



XERO	Project	Drawing	File	Designer	Rev	Date	Page
PARC	Dorado	Midas Control	ProcL28.sil	R Bates	Ci	1/21/80	28





XFROX	Project	Drawing	File	Designer	Rev	Date	Page
PARC	Dorado	CLOCK DRIVERS	ProcL30.sil	R Bates	Ci	6/27/79	30
			·:		5	2	ī

## The Following Signals are provided 50 ohm termination values by the addition of 100 ohm 1/4 w descrete resistors in parallel with the normal sip

StkSel'a StkSela RbAdr.0' RbAdr.1' RbAdr.2' RbAdr.3' RSTK.0a RSTK.1a RSTK.2a RSTK.3a RbWadr.0' RbWadr<sub>1</sub>1' RbWadri2' RbWadr.3' RbWadr.4' RbWadr<sub>i</sub>5' RbWadr<sub>i</sub>6' RbWadr.7'

For additional information or the rework instructions see [IVY]<br/>
VDoradoLogic>ProcL-MWRev-Ch-to-Ci-Rework.sil

XEROX	Project	Reference	File	Designer	Rev	Date	Page
PARC	Dorado	Multiwire Termination Resistors	ProcL31.sil	R. Bates	Ci	3/18/80	31

-2	2v	<del></del>				TIOA				IOB	·····	IOB	Clk	+ 12v
			84 B	® c €	52 D	36) E	20) F	02 G (84	⊃ <sub>H</sub> @	) ( <u>52</u>	⊃ ე 🥸	⊃ <sub>κ</sub>	> L	
- 1	1	MC102	Ex Bmux MC174 X	Ex Bmux MC174 X	Ex Bmux MC1662 X	Ex Bmux MC174 X	Ex Bmux MC174 X	IOB par. MC170 X	IOB MC197 X	<i>Md</i> MC175 X	dRm Reg. MC173 X	dTm Reg. MC173 X	Clocks SE210	1
	2	MAR MU164 X	Mar Mux MC159 X	Mar Mux MC159 X	Ex Bmux MC1662 X	Mar Mux MC159 X	Mar Mux MC159 X	Pdata MC164 X	IOB MC197 X	Md MC175 X	dRm Reg. MC173 X	dTm Reg. MC173 X	Clocks SE231	41 2
.  ;	3	SimTW F00	Amux MC174	Amux MC174	Amux MC174 X	Amux MC174 X	Pdata MC164	Pdata MC164	Pdata MC164 X	T Reg. MC173	dT Reg. MC173 X	dRm Par. MC170 X	T Mem. MC145 X	3
	4	SimTW F00	Bmux MC174 X	Bmux MC174 X	Bmux MC174 X	Bmux MC174 X	Pdata MC164	Pdata MC164	Pdata MC164 X	T Reg. MC173	dT Reg. MC173 X	dT par. MC170	T Mem. MC145 X	42
	5	Md Parity MC170	Amux In MC173	Bmux In MC173	Amux In MC173	Bmux In MC173	Pdata MC164	dR Reg. MC173	dR Reg. MC173	Clocks SE212	Clocks SE210	^	RSTK MC101	5
	3 6	Mux Cont MU164	Shmv MU164	R Parity MC170	T Parity MC170	Pdata in MC173	Pdata in MC173	R Reg. MC173	X Rm Mem.	Stk Mem.	Rm Mem.	Stk Mem.	Rodd MC1668	43 6
1	7		Shmv MC139	X alub Par MC170	X alua-a MC101	X ShA MC158	ShA MC158	R Reg. MC173	MB071 x	MB071 x	MB071 x	MB071 - x	Rodd MC1668	7
	4 8	Clocks SE210	X Shmv MC139	X alub MU164	alu = 0 MC109	AhB MC158	AhB MC158	X StkPadr T01 MC176		Stk parity F414	Rm parity F414	RbAdr MC1662	Rodd MC211	44 8
	9	Clocks SE210	X alub-a MC1664	X alub-a MC1664	alu	alu	1×	X R/stk sel MC117		X	X	X RbAdr MC1662	Rodd MC211	9
1.	5 0	Amux T1 MC231	X Bmux T1 MC231	X Mux T1 MC176	MC18	1   N	IC181	RbAdr MC231	RbAdr MC231	RBase MC102		X Clocks SE210	RbBypass MC1660	45 10
1	1	Amux T1 MC231	11 Mux T1 MC141	111111 Q Reg. MC141	ALUFM MU164	alua sh MC159	alua sh MC159	CntMux MC159	X CntMux MC159	RBase MC158	StkAdr T01 MC176	11 StkAdr T01 MC176	Misc. MC231	11
1	6	Shc MC173	Shc MC173	X Q Reg. MC141	Shc MC180	X ALUFM MC176	X Clocks SE212	X Clocks SE211	X RBase MC159	X RmWadr MU164	NextLast MU164	IIII,, RmBypass MC113	StkBypass MC113	46 12
	3	X Shc MC173	X Shc MC173	X Shc MC158	Shc MC180	111111 ALUFM MC145	II Clocks SE210	Clocks SE210	X RBase MC159	X T mem-P MC145	X StkAdr MC174	X RmBypass MC113	X StkBypass MC113	13
4	7	X Bmux In MC158	X Bmux In MC158	X Shc MU164	X P mux MU164	X ALUFM MC145	I I <i>Pdata in</i> MC159	RBase MC173	X RbAdr T1 MC176	X CurrLast' MC141	X StkAdr MC174	X StkAdr MC158	X StkP MC176	47 14
	5	X alua MU164	X Q Reg. MC176	x	X Cnt Reg. F16	X Cnt Reg. F16	X Pdata in MC159	X RBase MC145	IIIIII RBase MC173	X RBase T0 MC176	X StkAdr MC174	X Misc. MC107	X StkP MC231	15
4	8	X X	111111		x 110	x	X aluCin	X Parity T1	X RBase	111111 StkAdr	X StkAdr	   StkAdr	X StkPsave	48
	-	Q Reg.	Q Reg.	Q Reg.	Misc. TO	Misc. T1	MC173	F00	MC159 X Misc.	MC173 X StkAdr	MC174 X StkP	MC158 X StkP	F00 X StkP	16
4	7	LastNext'	MC119 X	MC119 X Clocks	MC176 IIIIII Clocks	MC176 I, III. P mux	Misc.	MU164 X Misc. T0	MC105 III RBase	MC173 X Clocks	MC182 X Clocks	MC182	MC182 X StkPsave	17 49
		MC158 X LastNext'	MU164 X Misc.	SE210 II Amux	SE210	MC102 IIII Misc	MC107	MC176           Parity	MC103 1111 Misc.	SE212 11 Parity	SE210 I I <i>OvfI-UfI</i>	MC195 X Ovfl-Ufl	F00 X OvfI-UfI	18
5	9	MC158 X Last'	MC212 11 FA = 0	MC121 X FA = 2	FA = 1	MC195 III,,, Misc.	MC1660 11 FA = 0	MC117         FA = 2	MC102             FA = 0	MC106 III ShI	MC231 I I Ovfl-Ufl	MC101             Ovtl-Utl	MC121 X	19 50
2	0	MC141 X Curr'	MC100             FA = 1	MC100 IIII Amux	MC100	MU164 X Misc.	MC100             ALUF	MC100         B←Ext	MC106 III Rm cont	MC164 X Shi	MC117 X Shl	MC119 X	Parity	20
2 5	, [		MC118 II P mux	MC119 X Misc.	MC117 X <i>←MDI</i>	MC102	MC101             FA = 0	MC109	MU164 X Parity	MC164 X Shl	MC164 X Shl	Midas	MU164 X Midas	21 51
2	2	MC113	MC212 II ASel	MC102             FF dec	MC121 X FF dec.	FF-a	MC100 111, FF-a	MC103 1111 Misc	MC231 11 LC dec.	MC164 X Shl	MC164 X Shl	MC176 X Misc.	MC176 X Misc.	22
2 5	3	LM3911	MC101	MC210	MC101 X FF dec.	MC101 X FF dec.	MC101 X FF dec.	MC102	MC102 IIII BSel dec.	MC164 X Shl	MC164 X Shl	MC102	MC103 IIII Midas	23
2	4	MC101 X	MC211	Misc. MC103	MC101 X	MC161 X	MC161 X		MC101	MC164 X	MC164 X		MU164 X	24
	******	<b>7</b> 10	B 26	C 42	D 5	E 7	F 9	G 11	O H 12	<b>I</b> 14	J 2 15	K 17	4 L	
-51	′	En maranta management											Muffler	+ 5v

Spare = 19

XEROX	Project	Reference	File	Designer	Rev	Date	Page
PARC	Dorado	Board Layout	ProcL32.sil	R. Bates	Ci	3/18/80	32

#### Use Dorado Proms to define the following Proms:

Board Name

Prom Name

location

PorcL

Lmask (low bite)

b07

Rmask (low bite)

b08

Heading: ProcL-mwRev COMPONENTS:	-Ci.ps			,			
F00:	24	25	26	27			
F145A:	2	3	4	. 5	6	7	
	8 27	9	11	21	22	23	
F16:	17						
F414:	21	27					
MB071:	2	3	4	5	6	7	
	8	9	21				
MC100:	10	.11	14	15	16	18	
WC4.04	20	22	24	26		40	
MC101:	6 13	7 15	8 20	9 23	11 24	12 25	
	28	15	20	25	24	20	
MC102:	14	15	16	17	18	20	
	22	24	26	27	28	30	
MC103:	11	13	14	15	17	24	
W040F	27	28					
MC105: MC106:	23 22	24 23	27 24	27			
MC106: MC107:	11	23 20	24 22	24	27		
MC107:	10	15	24	ea.⊣ī			
MC113:	12	17	22				
MC117:	14	22	24	27			
MC118:	17	26	• •				
MC119: MC121:	14 14	17 20	24 24				
MC121:	12	14	17	19			
MC158:	2	3	4	5	6	7	
	8	9	12	15	18	19	
	22	23					
MC159:	2	3	4	5	6	7	
	8	9	14	16	17	19	
MC161:	22 13	23					
MC164:	2	3	4	5	6	7	
	8	9	19	_	Ť	-	
MC1660:	12	20	22	30			
MC1662:	2	3	4	5	6	7	
MC1664:	8 2	9 3	23 4	5	6	7	
MC1004:	8	9	4	o o	U	,	
MC1668:	10	20					
MC170:	27						
MC173:	2	3	4	5	6	7	
	8	9	11	14	15	16	
	18 27	20	22	23	24	25	
MC174:	27 2	3	4	5	6	7	
	8	9	14	15	24	25	
MC175:	2	3	4	5	6	7	
	8	9	10		2.2		
MC176:	10	11	12	. 14	15	16	
	17	18	20	22	23	24	
MC180:	25 18	26	27	28	30		
MC181:	2	3	4	5	6	7	
	8	9	10	Ū	•	•	
MC182:	24	25				_	
MC195:	11	17	25	30		-	
MC197:	2	3	4	5	6	7	
MC010 -	8	9	15	27			
MC210:	13 11	12					
MC211: MC212:	11 15	13 16	•				
MC231:	12	14	15	17	20	23	
	24	25	27	••	~~		
MU164:	28	29					
SE210:	30						
SE211:	10	20	30				
SE212:	30						

SE231: SG139: SPARE: TEMP: TERM:	30 16 28 26 2 8	3 30	4	5	6	. 7
SIGNAL NAMES:						
+: Ain.08: Ain.09:	2(1) 8(1) 14(1) 20(1) 26(1) 2(3) 3(3)	3(1) 9(1) 15(1) 21(1) 27(1)	4(1) 10(1) 16(1) 22(1) 28(1)	5(1) 11(1) 17(1) 23(1) 29(1)	6(1) 12(1) 18(1) 24(1) 30(1)	7(1) 13(1) 19(1) 25(1)
Ain.10: Ain.11: Ain.12: Ain.13: Ain.14: Ain.15: alu.07: alu.08: alu.09: alu.10: alu.11:	4(3) 5(3) 6(3) 7(3) 8(3) 9(3) 2(1) 2(1) 3(1) 4(1)	3(1) 3(1) 4(1) 5(1)	10(1) 4(1) 5(1) 6(1)	10(1) 10(1) 10(1)		
alu.12: alu.13: alu.14: alu.15: alua.08: alua.08!1:	5(1) 6(1) 7(1) 8(1) 18(2) 2(1)	6(1) 7(1) 8(1) 9(1) 29(1)	7(1) 8(1) 9(1) 10(1)	10(1) 10(1) 10(1)		
alua.09: alua.09!1:	18(2) 3(1)	29(1)				
alua.10: alua.10!1: alua.11: alua.11!1: alua.12:	18(2) 4(1) 18(2) 5(1) 6(1)	29(1) 29(1)		-		
alua.12'a: alua.12a:	6(1) 6(1)	18(1) 18(1)	29(1)			
alua.13: alua.13'a: alua.13a: alua.14:	7(1) 7(1) 7(1) 8(1)	18(1) 18(1)	29(1)			
alua.14'a: alua.14a: alua.15:	8(1) 8(1) 9(1)	18(1) 18(1)	29(1)			
alua.15'a: alua.15a: alub.08: alub.08a:	9(1) 9(1) 2(1) 2(1) 29(1)	18(1) 18(1) 17(1) 11(1)	29(1) 25(1) 17(1)	18(1)	26(1)	27(1)
alub.09: alub.09a:	3(1) 3(1)	17(1) 17(1)	25(1) 18(1)	26(1)	.27(1)	29(1)
alub.10: alub.10a:	4(1) 4(1)	17(1) 17(1)	25(1) 18(1)	26(1)	27(1)	29(1)
alub.11: alub.11a:	5(1) 5(1)	17(1) 11(1)	25(1) 17(1)	18(1)	26(1)	27(1)
alub.12: alub.12a:	29(1) 6(1) 6(1) 29(1)	17(1) 11(1)	25(1) 17(1)	18(1)	26(1)	27(1)
alub.13: alub.13a:	7(1) 7(1)	17(1) 11(1)	25(1) 17(1)	18(1)	26(1)	27(1)
alub.14: alub.14a:	29(1) 8(1) 8(1) 29(1)	17(1) 11(1)	25(1) 17(1)	18(1)	26(1)	27(1)
alub.15: alub.15a: aluC: aluCo: ALUCarry!:	9(1) 9(1) 2(1) 10(1) 11(1)	17(1) 11(1) 11(1)	25(1) 17(1)	18(1)	27(1)	29(1)

```
aluCin:
                  10(1)
                           11(1)
                                     29(1)
aluCout:
                  17(1)
                  11(1)
ALUF.0:
ALUF.0':
                  11(1)
                            16(1)
                                     20(1)
ALUF.1:
                  11(1)
ALUF.1':
                  11(1)
                            16(1)
ALUF.2:
ALUF.2':
                  11(1)
                            16(1)
                  11(1)
ALUF.3:
                  11(1)
aluF0:
                                     11(1)
                   5(1)
                            10(1)
                                              29(1)
                            10(1)
10(1)
                                     11(1)
11(1)
                                              29(1)
29(1)
                   6(1)
aluF1:
aluF2:
                   7(1)
                   8(1)
                            10(1)
                                     11(1)
                                              29(1)
aluF3:
ALUFdec.0:
                  11(1)
ALUFdec.1:
                  11(1)
                  11(1)
ALUFdec.2:
ALUFdec.3:
                  11(1)
                  11(1)
ALUFdec.4:
ALUFdec.5:
                  11(1)
ALUFWrite':
                  11(1)
ALUFWrite'%:
                  30(1)
ALUFWriteEn':
                  11(1)
                            29(1)
                                     30(1)
aluG1:
                  10(1)
aluM:
                   9(1)
                            10(1)
                                     11(1)
                                              29(1)
aluOut=0':
                  10(1)
                  10(1)
aluP1:
Amux0:
                  14(2)
                            29(1)
                  14(2)
14(2)
                            29(1)
Amux1:
Amux1':
AmuxEn':
                  14(1)
                            29(1)
                            14(1)
                  13(1)
ASe1.0:
ASEL.0':
                  11(1)
ASe1.0':
                  13(3)
                            15(1)
ASEL.0'!:
                  13(1)
ASEL.1':
                  11(1)
ASEL.1'!:
                  13(1)
ASEL.2':
                  11(1)
ASEL.2'!:
                  13(1)
ASe1=2/3':
                            20(1)
                  14(3)
ASe1=2/3'!1:
                  13(1)
ASe1=5/7:
                            14(2)
14(1)
                  13(1)
ASe1=5/7':
                  13(2)
                                     15(1)
ASe1=6/7:
                  13(1)
                            14(2)
ASe1=6/7':
                            14(1)
                                     15(1)
                  13(2)
A←Id':
                  14(2)
Bin.08:
                   2(3)
Bin.09:
                   3(3)
Bin.10:
                   4(3)
                   5(3)
Bin.11:
Bin.12:
                   6(3)
Bin.13:
                   7(3)
                   8(3)
Bin.14:
Bin.15:
                   9(3)
BMux.08:
                   2(1)
                   2(1)
BMux.08!:
BMux.09:
                   3(1)
BMux.09!:
                   3(1)
BMux.10:
BMux.10!:
BMux.11:
                   5(1)
BMux.11!:
                   5(1)
BMux.12:
                   6(1)
BMux.12!:
                   6(1)
BMux.13:
                   7(1)
BMux.13!:
                   7(1)
BMux.14:
                   8(1)
                   8(1)
BMux.14!:
BMux.15:
                   9(1)
                   9(1)
BMux.15!:
BMux.17!:
                  27(1)
Bmux0:
                  15(2)
                            29(1)
Bmux0':
                  15(2)
Bmux1:
                  15(2)
                            29(1)
Bmux1':
                  15(2)
                  15(1)
BmuxEn':
                            29(1)
BmuxIn':
                   2(1)
                             3(1)
                                      4(1)
                                               5(1)
                                                         6(1)
                                                                  7(1)
```

```
8(1)
                            9(1)
                                    15(1)
BNTGtCT:
                  22(1)
                  30(1)
BNTGtCT%:
BNTGtCT'a!%:
                  30(1)
BSEL.0'!:
                  15(1)
BSe1.0'a:
                  15(2)
                  15(4)
15(1)
BSel.0a:
                           17(2)
BSEL.1':
BSel.1'a:
                  15(4)
                           17(2)
BSEL.2':
                  15(1)
                  15(2)
BSe1.2'a:
                           17(2)
BSel.2a:
                   2(1)
                            3(1)
                                      4(1)
                                               5(1)
                                                        6(1)
                                                                 7(1)
                   8(1)
                            9(1)
                                    14(1)
                                             15(3)
                  15(2)
BSe1=0':
                           20(1)
BSe1=2/6:
                  14(2)
                           15(1)
                  22(1)
BumpRBase:
                           24(1)
                                    29(1)
BumpRSTK:
                                    29(1)
                  22(1)
                           24(1)
                  15(1)
                           20(1)
                                    29(1)
B←Ext:
B←Ext':
                  15(1)
                           17(2)
CkMdParity':
                  27(1)
                  30(1)
CLK.p1'%:
C1k0En'%:
                  30(1)
CLKEnable'b!%:
                  30(1)
                  16(1)
ClockO'Ad:
Clock0'Ad%:
                  30(1)
Clock0'Bd:
                  12(1)
Clock0'Bd%:
                  30(1)
ClockO'Da:
                  22(3)
                           24(1)
Clock0'Da%:
                  30(1)
ClockO'Db:
                  24(1)
                           27(1)
                  30(1)
Clock0'Db%:
ClockO'Dc:
                  12(1)
                           20(1)
                                    24(1)
ClockO'Dc%:
                  30(1)
                  26(1)
Clock1'Aa:
Clock1'Aa%:
                  30(1)
Clock1'Ac:
                  14(1)
                                    16(1)
                           15(2)
                                             19(1)
Clock1'Ac%:
                  30(1)
Clock1'Ba:
                  10(1)
                           20(2)
Clock1'Ba%:
                  30(1)
Clock1'Bb:
                  14(2)
                           20(1)
                  30(1)
12(1)
Clock1'Bb%:
Clock1'Ca:
                           17(1)
Clock1'Ca%:
                  30(1)
Clock1'Cb:
Clock1'Cb%:
                  10(1)
                           11(1)
                  30(1)
Clock1'Da:
                  22(1)
                           27(1)
Clock1'Da%:
                  30(1)
Clock1'Db:
                  24(1)
Clock1'Db%:
                  30(1)
Clock1'Dc:
                  27(1)
Clock1'Dc%:
                  30(1)
                  20(1)
Clock1Bd:
Clock1Bd%:
                  30(1)
                           17(1)
17(1)
Cnt.08':
                   2(1)
Cnt.09':
                   3(1)
Cnt.10':
                   4(1)
                           17(1)
Cnt.11':
                   5(1)
                           17(1)
                           17(1)
17(1)
Cnt.12':
                   6(1)
Cnt.13':
                   7(1)
Cnt.14':
                   8(1)
                           17(1)
                           17(1)
Cnt.15':
                   9(1)
Cnt=Zero'!:
                  17(1)
CntClock':
                  17(1)
CntClock'%:
                  30(1)
CntMux.12':
                  17(1)
                           23(1)
                           23(1)
23(1)
CntMux.13':
                  17(1)
CntMux.14':
                  17(1)
CntMux.15':
                  17(1)
                           23(1)
Curr.0':
                  12(3)
Curr.1':
                  12(3)
Curr.2':
                  12(3)
Curr.3':
                  12(3)
Curr=Next':
                  12(1)
                           22(1)
                                    23(1)
                                             29(1)
CurrLast.0':
                  12(1)
                           21(1)
                                    29(1)
CurrLast.1':
                                    29(1)
                           21(1)
                  12(1)
CurrLast.2':
                  12(1)
                           21(1)
                                    29(1)
```

```
21(1)
CurrLast.3':
                  12(1)
                                     29(1)
CurrStkPVal':
                  24(1)
dAmux0:
                  14(2)
dAmux1'
                  14(1)
Db1Clock'Ba:
                  23(2)
                           24(1)
Db1Clock'Ba%:
                  30(1)
Db1Clock'Bc:
                  12(1)
                            24(1)
Db1Clock'Bc%:
                  30(1)
dBmux0:
                  15(1)
dBmux1:
                  15(1)
                           10(1)
29(1)
ddR.15:
                   9(1)
DecCnt':
                  17(1)
DMadr.01:
                  28(2)
DMadr.02:
                  28(3)
DMadr.03:
                  28(3)
DMadr.04:
                  28(3)
DMadr.05:
                  28(3)
                  28(3)
DMadr.06:
DMadr.07:
                  28(3)
DMadr.08:
                  28(3)
DMadr.09:
                  28(2)
                            29(16)
DMadr.10:
                  28(2)
                            29(16)
                  28(2)
                            29(16)
DMadr.11:
dMD.08:
                   2(1)
dMD.09:
                   3(1)
dMD.10:
                   4(1)
dMD.11:
                   5(1)
                   6(1)
dMD.12:
dMD.13:
                   7(1)
dMD.14:
                   8(1)
                   9(1)
                            10(1)
dMD.15:
dMD.17:
                  10(1)
DMuxClk!:
                  28(1)
DMuxData:
                  28(1)
DMuxData!:
                  28(1)
dPmux0:
                  16(1)
dPmux1:
                  16(1)
dPmux2:
                  16(2)
dR.08:
                   2(1)
dR.09:
                   4(1)
dR.10:
                   5(1)
dR.11:
dR.12:
                   6(1)
dR.13:
                   7(1)
dR.14:
                   8(1)
                   9(1)
dR.15:
dRm.08:
                            27(1)
                   2(1)
                           27(1)
27(1)
dRm.09:
                   3(1)
                   4(1)
dRm.10:
dRm.11:
                   5(1)
                            27(1)
dRm.12:
                   6(1)
                            27(1)
                           27(1)
27(1)
27(1)
                   7(1)
dRm.13:
dRm.14:
                   8(1)
dRm.15:
                   9(1)
DsMd:
                  10(3)
DsPd:
                  10(3)
                  10(3)
DsRd:
dT.08:
                   2(1)
dT.09:
                   3(1)
dT.10:
                   4(1)
dT.11:
                   5(1)
dT.12:
                   6(1)
dT.13:
                   7(1)
dT.14:
                   8(1)
dT.15:
                   9(1)
                           27(1)
27(1)
dTm.08:
                   2(1)
dTm.09:
                   3(1)
dTm.10:
                            27(1)
                   4(1)
                           27(1)
dTm.11:
                   5(1)
dTm.12:
                   6(1)
                            27(1)
                            27(1)
                   7(1)
dTm.13:
dTm.14:
                   8(1)
                            27(1)
                           27(1)
                   9(1)
dTm.15:
EMU':
                  12(1)
                            22(2)
FA=0'a:
                            16(2)
                  14(1)
                                     17(1)
                                              29(1)
FA=0'a!1:
                  13(1)
```

FA=0'a!2:	14(2)	17(1)				
FA=0'b:	10(1)	13(1)	20(1)	22(1)		
FA=1'a:	13(1)	14(1)	17(2)	18(1)	22(1)	26(1)
FA=2'a:	29(1) 13(1)	16(2)	17(1)	22(1)	29(1)	
FA=3':	13(1)	17(1)	29(1)	(-)	23(1)	
FB=0':	13(1)	22(1)				
FB=2':	10(1)	11(1)	13(1)	14(4)	20(1)	24(1)
FB=3': FB=4':	13(1) 13(1)	14(2) 17(1)	15(1) 24(2)	16(1)	26(1)	
FB=5':	13(1)	17(2)	18(2)	26(1) <sup>°</sup>		
FB=6':	11(1)	13(1)	16(4)			
FB=7':	13(1)	16(3)	17(4)	20(1)		
FC=0': FC=1':	13(1) 13(1)	17(2) 17(1)	26(1)			
FC=2':	11(1)	13(1)	16(1)	17(1)	20(1)	
FC=2/3':	13(1)	14(1)	16(1)	• •	, ,	
FC=3': FC=4':	13(1)	17(2)	26/11			
FC=4/5':	13(1) 11(1)	14(1) 13(1)	26(1) 16(1)	24(1)		
FC=5':	11(1)	13(1)	14(1)	18(1)	20(1)	24(1)
FC=6':	10(1)	13(1)	15(1)	17(1)	22/43	
FC=6/7': FC=7':	13(1) 13(1)	16(1) 16(1)	17(1) 24(1)	18(1)	22(1)	
FF.0:	13(1)	10(1)	24(1)			
FF.0!:	13(1)					
FF.Oa:	2(1)	13(1)	17(1)	18(1)		
FF.Omem': FF.1!:	13(1) 13(1)	14(1)				
FF.1a:	3(1)	13(1)	18(1)			
FF.1mem:	13(1)	14(1)	• •			
FF.2: FF.2!:	13(1)					
FF.2'a:	13(1) 13(1)	15(1)	17(1)	22(1)		
FF.2a:	4(1)	13(1)	14(2)	18(1)	22(2)	
FF.3:	13(1)					
FF.3!: FF.3'a:	13(1) 13(1)	15(1)	22(1)			
FF.3a:	5(1)	13(1)	14(2)	17(1)	18(1)	22(2)
FF.4:	13(1)	• •	• •	. ,	` ,	` '
FF.4!: FF.4'a:	13(1)	22/21				
FF.4a:	13(1) 6(2)	23(2) 13(1)	17(2)	18(1)		
FF.5:	13(1)	(-)	(-,	(-)	•	
FF.5!:	13(1)	00(0)				را
FF.5'a: FF.5a:	13(2) 7(2)	23(2) 13(2)	14(2)	16(1)	17(1)	18(1)
FF.6:	13(1)	10(2)	17(2)	10(1)	17(1)	10(1)
FF.6!:	13(1)					
FF.6'a: FF.6a:	13(2) 8(2)	16(1)	23(2)	18(1)		
FF.7:	13(1)	13(2) 18(1)	17(1)	10(1)		
FF.7!:	13(1)					
FF.7'a:	13(1)	14(1)	23(2)	4744	40/41	
FF.7a: FF=030:	9(2) 26(1)	13(1)	16(1)	17(1)	18(1)	
FFdly.7:	17(1)	18(1)	27(1)			
FFeqMul':	16(1)	17(1)				
FFok'b:	13(3)	14(1)	15(1)	20(1)	29(1)	
FFshift': FHSelect'D:	15(1) 22(2)	18(1)	29(1)			
FHSelect'D%:	30(1)			,		
Freeze:	12(1)	22(1)	26(1)			
Freeze!:	12(1)	2/11	1/13	E/1\	6/41	7/11
Gnd:	2(1) 8(1)	3(1) 9(1)	4(1) 10(1)	5(1) 11(1)	6(1) 12(1)	7(1) 13(1)
	14(1)	15(1)	16(1)	17(1)	18(1)	19(1)
	20(1)	21(1)	22(1)	23(1)	24(1)	25(1)
CND.	26(1)	27(1)	28(1)	29(1)	30(1)	
GND: Hold!O:	26(1) 30(2)					
Hold!1%:	30(1)					
Hold!2:	15(1)	16(1)	22(1)			
Hold':	22(1)	30(1)				
Hold'%: Holda:	30(1) 24(1)	29(1)	30(4)	•		•
	( - )	(-/	( '/			

```
HoldDly:
                   20(1)
                            22(1)
                                     27(1)
                                               30(3)
IfuData.0:
                    2(1)
                    3(1)
IfuData.1:
                    4(1)
IfuData.2:
IfuData.3:
                    5(1)
IfuData.4:
                    6(1)
                    7(1)
IfuData.5:
IfuData.6:
                    8(1)
IfuData.7:
IfuRBaseSel':
                   23(1)
                            27(1)
27(1)
27(1)
IOB.08:
                    2(2)
                    3(2)
IOB.09:
IOB.10:
                    4(2)
                            27(1)
27(1)
IOB.11:
                    5(2)
IOB.12:
                    6(2)
                    7(2)
8(2)
                            27(1)
IOB.13:
IOB.14:
                            27(1)
IOB.15:
                    9(2)
                            27(1)
                   27(2)
IOB.17:
IOB.Perr':
                   27(2)
                   16(1)
                            29(1)
27(1)
IOBin':
IOBout:
                   15(1)
                                     29(1)
IOBout':
                   15(1)
{\tt IOBoutSaved:}
                            29(1)
27(1)
                   15(1)
IOin':
                   16(1)
IOout':
                   15(1)
                   27(1)
IOPE!:
                  27(1)
17(1)
IOPerr:
                            29(1)
jcnt:
Last.0':
                   12(1)
Last.1':
                   12(1)
Last.2':
                   12(1)
Last.3':
                   12(1)
Last=Curr':
                   12(1)
                                     29(1)
                            20(1)
LastNext.0':
                   12(2)
                            22(1)
                                     29(1)
LastNext.1':
                   12(2)
                            22(1)
                                     29(1)
LastNext.2':
                   12(2)
                            22(1)
                                     29(1)
LastNext.3':
                   12(2)
                            22(1)
                                     29(1)
                   20(4)
LC.0:
LC.1:
                   20(1)
LC.1'a:
                   20(4)
                   20(2)
LC.1a:
LC.2:
                   20(2)
                            29(1)
29(1)
                   26(1)
LdHoldSim':
LmaskEn':
                   16(1)
LoadCnt':
                   17(1)
                            29(1)
LScopeFH%:
                   30(1)
MAR. 08'!0:
                    2(1)
MAR.08'!1:
                    2(1)
MAR.08'!2:
                   29(1)
MAR.09'!0:
                    3(1)
MAR.09'!1:
                    3(1)
MAR.09'!2:
                   29(1)
                    4(1)
MAR.10'!0:
MAR.10'!1:
                    4(1)
MAR.10'!2:
                  29(1)
MAR.11'!0:
                    5(1)
MAR.11'!1:
                    5(1)
MAR.11'!2:
                   29(1)
MAR.12'!0:
                    6(1)
MAR.12'!1:
                   6(1)
MAR.12'!2:
                   29(1)
MAR.13'!0:
                    7(1)
MAR.13'!1:
                    7(1)
                  29(1)
MAR.13'!2:
MAR.14'!0:
                    8(1)
MAR.14'!1:
                    8(1)
MAR.14'!2:
                  29(1)
                   9(1)
MAR.15'!0:
MAR.15'!1:
                    9(1)
                  29(1)
MAR.15'!2:
MarMuxAEn':
                  14(1)
                            29(1)
MarMuxBEn':
                  14(2)
                    2(2)
                            27(1)
27(1)
Md.08:
Md.09:
                    3(2)
Md.10:
                    4(2)
                            27(1)
```

```
Md.11:
                   5(2)
                           27(1)
Md.12:
                   6(2)
                           27(1)
                   7(2)
Md.13:
                           27(1)
                   8(2)
9(2)
                           27(1)
27(1)
Md.14:
Md.15:
Md.17:
                  10(1)
                           27(1)
Md.Perr':
                  27(2)
MdPE!:
                  27(1)
MdPerr:
                  27(1)
                           29(1)
MemBase.2:
                  12(1)
MemBase.3:
                  12(1)
MidasEn.01F.02F.03T.08T':
                                    28(1)
MidasEn.04F':
                  28(1)
                           29(8)
MidasEn.04T':
                  28(1)
                           29(8)
MuxData0:
                  28(1)
                           29(2)
                           29(2)
MuxData1:
                  28(1)
MuxData2:
                  28(1)
                           29(2)
MuxData3:
                  28(1)
                           29(2)
MuxData4:
                  28(1)
                           29(2)
                           29(2)
MuxData5:
                  28(1)
                  28(1)
                           29(2)
MuxData6:
MuxData7:
                  28(1)
                           29(2)
                  24(1)
NewStkPVal':
Next.0!:
                  12(1)
                  12(3)
Next.0':
Next.1!:
                  12(1)
Next.1':
                  12(3)
Next.2!:
                  12(1)
Next.2':
                  12(3)
Next.3!:
                  12(1)
Next.3':
                  12(3)
NextMacro:
                  22(2)
NextMacroDly:
                  22(1)
                           24(1)
NextMacroDly':
                           24(1)
                  22(1)
OVFLerr':
                   2(1)
                           24(1)
pClk1En'%:
                  30(1)
Pdata.08:
                   2(2)
                           29(1)
Pdata.09:
                   3(2)
Pdata.10:
                   4(2)
Pdata.11:
                   5(2)
Pdata.12:
                   6(2)
                           29(1)
Pdata.13:
                   7(2)
Pdata.14:
                   8(2)
Pdata.15:
                   9(2)
                           10(1)
                            3(1)
9(1)
Pmux0:
                   2(1)
                                     4(1)
                                              5(1)
                                                       6(1)
                                                                 7(1)
                                             29(1)
5(1)
                                    16(1)
                   8(1)
                            3(1)
9(1)
                                     4(1)
Pmux1:
                   2(1)
                                                        6(1)
                                                                 7(1)
                   8(1)
                                    16(1)
                                             29(1)
Pmux2:
                  16(1)
                           29(1)
ppClk'a%:
                  30(1)
ppClk'b%:
                  30(1)
ppClk'c%:
                  30(1)
PrBlock':
                  12(1)
                           22(1)
PreClock0'A:
                  30(1)
PreClock0'A%:
                  30(1)
PreClockO'B:
                  30(3)
PreClock0'B%:
                  30(1)
PreClock0'C:
                  30(2)
PreClock0'C%:
                  30(1)
                  30(1)
PreClock0'D:
PreClock0'D%:
                  30(1)
                  30(3)
PreClock1'A:
PreClock1'A%:
                  30(1)
PreClock1'B:
                  10(3)
PreClock1'B%:
                  30(1)
PreClock1'C:
                  30(1)
                  30(1)
PreClock1'C%:
PreClock1'D:
                  30(2)
PreClock1'D%:
                  30(1)
PreClock1B:
                  30(1)
PreClock1B%:
                  30(1)
PreDblClock'B:
PreDblClock'B%: 30(1)
PreFA=0:
                  13(2)
PreFA=0':
                  13(1)
                           20(1)
PreFA=1':
                  13(1)
                           14(1)
                                    15(1)
```

```
PreSHCP'A:
                  14(1)
                           15(1)
PreSHCP'A%:
                  30(1)
                  20(2)
PreSHCP'B:
PreSHCP'B%:
                  30(1)
PreSHCP'C:
                  12(1)
                           30(1)
PreSHCP'C%:
                  30(1)
                  18(1)
PreSHCP'Shc:
PreSHCP'Shc%:
                  30(1)
PreSHSelect'D:
                  23(1)
                           30(1)
PreSHSelect'D%: 30(1)
                  24(1)
PRhold:
PRhold%:
                  30(1)
PrHoldReq:
                  24(1)
                  17(1)
PropCnt'!:
Q.07:
                  17(1)
Q.08:
                   2(4)
                           17(1)
Q.09:
                   3(4)
                           17(1)
                           17(1)
17(2)
Q.10:
                   4(4)
                   5(4)
Q.11:
Q.12:
                   6(4)
                           17(1)
                           17(1)
17(2)
                   7(4)
Q.13:
                   8(4)
Q.14:
Q.15:
                   9(4)
                           17(1)
                  17(1)
QBit':
QClock':
                  17(1)
OClock'%:
                  30(1)
QshiftL':
                  17(1)
                           29(1)
                           29(1)
27(1)
QshiftR':
                  17(1)
R.08:
                   2(5)
R.09:
                   3(5)
                           27(1)
R.10:
                           27(1)
27(1)
                   4(5)
                   5(5)
R.11:
R.12:
                   6(5)
                           27(1)
                   7(5)
                           27(1)
R.13:
R.14:
                   8(5)
                   9(5)
R.15:
                           27(1)
                  27(2)
R.Perr':
RamPE!:
                  27(1)
RbAdr.0:
                  23(1)
RbAdr.0':
                  21(1)
                           22(1)
                                     23(1)
RbAdr.1:
                  23(1)
RbAdr.1':
                  21(1)
                           22(1)
                                    23(1)
RbAdr.2:
                  23(1)
RbAdr.2':
                  21(1)
                           22(1)
                                    23(1)
RbAdr.3:
                  23(1)
RbAdr.3':
                  21(1)
                           22(1)
                                    23(1)
RbAdr.4':
                  21(1)
                           23(1)
RbAdr.5':
                  21(1)
                           23(1)
RbAdr.6':
                  21(1)
                           23(1)
RbAdr.7':
                  21(1)
                           23(1)
                   6(1)
7(1)
RBase.0':
                           23(3)
RBase.1':
                           23(3)
RBase.2':
                   8(1)
                           23(3)
                   9(1)
RBase.3':
                           23(3)
RBaseBypass':
                  22(1)
                           29(1)
RBaseBypass'!1: 22(1)
RBaseWrite':
                  22(1)
RBaseWrite'%:
                  30(1)
RBaseWriteEn':
                  22(1)
                           29(1)
                                    30(1)
RbBypass:
                  10(1)
                           22(1)
                           20(1)
RbBypass':
                  10(2)
                                    22(1)
RbBypassDly:
                  20(1)
                           27(1)
                                    29(1)
                  10(1)
RbSe1Md:
                           20(2)
                                    29(1)
RbSelMd':
                  10(1)
                           20(1)
                                    29(1)
RbWadr.0':
                           23(1)
                  22(1)
                                    29(1)
RbWadr.1':
                  22(1)
                           23(1)
RbWadr.2':
                  22(1)
                           23(1)
                                    29(1)
RbWadr.3':
                  22(1)
                           23(1)
                                    29(1)
                  22(1)
22(1)
                           23(1)
                                    29(1)
RbWadr.4:
RbWadr.5:
                           23(1)
                                    29(1)
                                    29(1)
RbWadr.6:
                  22(1)
                           23(1)
RbWadr.7:
                  22(1)
                           23(1)
                                    29(1)
RbWrite'a:
                  21(2)
RbWrite'a%:
                  30(1)
RbWrite'b:
                  21(2)
RbWrite'b%:
                  30(1)
```

•				
RbWrite'c:	21(2)			
RbWrite'c%:	30(1)			
RbWriteEn':	20(1)	22(1)	29(1)	30(1)
RepeatCurrB:	12(1)	22(1)		
RepeatCurrB%:	30(1)	00/4)		
RepeatCurrC:	12(2)	29(1)		
RepeatCurrC%:	30(1)	20/4)		
RepeatCurrD:	12(1)	22(1)	•	
RepeatCurrD%: RForBmux:	30(1) 18(2)			
RisIFdata:	14(1)	20(1)	27(1)	29(1)
RmaskEn':	16(1)	29(1)	(-)	(-)
RmBypass':	22(1)			
RmOdd':	10(1)	29(1)		
RmPerr:	27(1)	,29(1)		
Rparity:	27(1)			
RScopeC1k0'%:	30(1)			
RSTK.O: RSTK.O'a:	23(1) 23(2)	24(1)		
RSTK.Oa:	22(1)	23(1)		
RSTK.1:	23(1)	20(2)		
RSTK.1'a:	23(2)	24(2)		
RSTK.1a:	22(1)	23(1)	24(1)	25(4)
RSTK.2:	23(1)			
RSTK.2'a:	23(2)	24(2)		
RSTK.2a:	22(1)	23(1)	24(2)	25(1)
RSTK.3:	23(1)	24(2)		
RSTK.3'a: RSTK.3a:	23(2) 22(1)	24(2) 23(1)	24(2)	25(1)
SbTskDly.0':	12(1)	29(1)	27(2)	20(1)
SbTskDly.1':	12(1)	29(1)		
SelectRm'a:	22(1)			
SelectRm'b:	21(3)	22(1)		
SelectStk'a:	22(1)			
SelectStk'b:	21(3)	22(1)		
SelRBaseWadr':	22(1)	29(1)		
ShA.00: ShA.01:	19(5) 19(4)			
ShA.02:	19(5)			
ShA.03:	19(4)			
ShA.04:	19(5)			
ShA.05:	19(4)			
ShA.06:	19(5)			
ShA.07:	19(4)	10(1)		
ShA.08: ShA.09:	2(1)	19(1)		
ShA.10:	3(1) 4(1)	19(1) 19(2)		
ShA.11:	5(1)	19(2)		
ShA.12:	6(1)	19(3)		
ShA.13:	7(1)	19(3)		
ShA.14:	8(1)	19(4)		
ShA.15:	9(1)	19(4)		
ShB.08: ShB.09:	2(1)	19(4)		
ShB.10:	3(1) 4(1)	19(3) 19(3)		
ShB.11:	5(1)	19(2)		
ShB.12:	6(1)	19(2)		
ShB.13:	7(1)	19 <b>(</b> 1)		
ShB.14:	8(1)	19 <b>(1</b> )		
Shc.02:	19(1)			
Shc.03:	19(1)			
Shc.04b:	19(3)			
Shc.05b:	19(3)			
Shc.06b: Shc.07b:	19(3)			
Shc.08:	19(1) 2(1)	16(1)	18(1)	
Shc.09:	3(1)	16(1)	18(1)	
Shc.10:	4(1)	16(1)	18(1)	
Shc.11:	5(1)	16(1)	18(1)	
Shc.12:	6(1)	16(1)	18(1)	
Shc.13:	7(1)	16(1)	18(1)	
Shc.14:	8(1)	16(1)	18(1)	
Shc.15:	9(1)	16(1)	18(1)	
ShcAlu.0:	18(1)			
ShcAlu.1:	18(1)			
ShcAlu.2:	18(1)			

StkPSave.3:

25(1)

```
ShcAlu.3:
                  18(1)
SHCP'C:
                           20(1)
                  12(1)
                  30(1)
SHCP'C%:
Shcr.08:
                  18(1)
Shcr.09:
                  18(1)
Shcr.10:
                  18(1)
Shcr.11:
                  18(1)
Shcr.12:
                  18(1)
Shcr.13:
                  18(1)
Shcr. 14:
                  18(1)
Shcr.15:
                  18(1)
ShcWrite':
                  18(1)
ShcWrite'%:
                  30(1)
                           29(1)
                                    30(1)
ShcWriteEn':
                  18(1)
ShI.00:
                   9(1)
                           19(1)
                           19(1)
ShI.08:
                   2(1)
ShI.09:
                   2(1)
                            3(1)
                                    19(1)
                   3(1)
                                    19(1)
ShI.10:
                            4(1)
                                    19(1)
ShI.11:
                   4(1)
                            5(1)
ShI.12:
                   5(1)
                            6(1)
                                    19(1)
                                    19(1)
                   6(1)
                            7(1)
ShI.13:
ShI.14:
                   7(1)
                            8(1)
                                    19(1)
                   8(1)
ShI.15:
                            9(1)
                                    19(1)
Shift':
                  13(1)
                           16(3)
                                    19(1)
                                             20(1)
                                                      29(1)
ShiftMuxEn':
                  19(1)
                   2(1)
                           16(1)
                                    29(1)
shmv.08:
                                    29(1)
29(1)
shmv.09:
                   3(1)
                           16(1)
                   4(1)
                           16(1)
shmv.10:
                                    29(1)
shmv.11:
                   5(1)
                           16(1)
shmv.12:
                   6(1)
                           16(1)
                                    29(1)
                                    29(1)
shmv.13:
                   7(1)
                           16(1)
                                    29(1)
shmv.14:
                   8(1)
                           16(1)
                   9(1)
                           16(1)
                                    29(1)
shmv.15:
SHSelect'C:
                           22(1)
                  11(1)
SHSelect'C%:
                  30(1)
SHSelect'D:
                  22(4)
                           23(1)
                                    24(1)
SHSelect'D%:
                  30(1)
SimHold.0:
                  26(2)
                  26(2)
SimHold.4:
SimHoldDis:
                  24(1)
                  24(1)
SimHoldReg':
                           26(1)
StartCycle'a!%: 30(1)
StkAdr.Oa:
                  25(1)
                  21(1)
StkAdr.Ob:
                           25(1)
StkAdr.1a:
                  25(1)
                  21(1)
StkAdr.1b:
                           25(1)
StkAdr.2a:
                  25(1)
StkAdr.2b:
                  21(1)
                           25(1)
                  25(1)
StkAdr.3a:
StkAdr.3b:
                  21(1)
                           25(1)
StkAdr.4a:
                  25(1)
StkAdr.4b:
                  21(1)
                           25(1)
StkAdr.5a:
                  25(1)
                  21(1)
StkAdr.5b:
                           25(1)
StkAdr.6a:
                  25(1)
StkAdr.6b:
                  21(1)
                           25(1)
StkAdr.7a:
                  25(1)
                  21(1)
StkAdr.7b:
                           25(1)
                  22(1)
StkBypass':
StkError:
                  24(1)
                           29(1)
StkP.0:
                   2(1)
                           22(1)
                                    25(5)
StkP.1:
                   3(1)
                           22(1)
                                    25(5)
StkP.2:
                   4(1)
                           22(1)
                                    24(1)
                                             25(4)
                                             25(4)
StkP.3:
                   5(1)
                           22(1)
                                    24(1)
                                             25(4)
25(4)
                           22(1)
StkP.4:
                   6(1)
                                    24(1)
StkP.5:
                   7(1)
                           22(1)
                                    24(3)
StkP.6:
                                    24(2)
                   8(1)
                           22(1)
                                             25(3)
StkP.6':
                  24(3)
                           25(2)
StkP.6/7:
                  24(2)
StkP.7:
                   9(1)
                                    24(2)
                                             25(3)
                           22(1)
StkP.7':
                  24(2)
                           25(2)
StkPMux1:
                  24(1)
                           29(1)
                  25(1)
StkPSave.0:
StkPSave.1:
                  25(1)
                  25(1)
StkPSave.2:
```

```
25(1)
StkPSave.4:
StkPSave.5:
                   25(1)
StkPsave.6:
                   25(1)
StkPSave.7:
                   25(1)
StkPSaveEn':
                   23(1)
                            24(1)
                                      29(1)
StkPWriteEn':
                   24(4)
                            29(1)
                            22(3)
22(2)
                   12(1)
StkSel'a:
                                      24(3)
StkSela:
                   12(2)
                                      24(1)
                                                29(1)
StkSe1Saved:
                   12(1)
                             29(1)
StkWadr.0:
                   22(1)
                             25(1)
                             25(1)
StkWadr.1:
                   22(1)
StkWadr.2:
                   22(1)
                             25(1)
                   22(1)
StkWadr.3:
                             25(1)
                   22(1)
22(1)
StkWadr.4:
                             25(1)
StkWadr.5:
                             25(1)
                   22(1)
StkWadr.6:
                             25(1)
StkWadr.7:
                   22(1)
                             25(1)
StkWSel':
                   22(3)
                             24(1)
SubTask.0:
                   12(1)
                             23(1)
SubTask.1:
                   12(1)
                             23(1)
T.08:
T.09:
                    2(5)
                            27(1)
                    3(5)
                             27(1)
T.10:
                    4(5)
5(5)
                            27(1)
T.11:
                             27(1)
                            27(1)
27(1)
27(1)
                    6(5)
7(5)
T.12:
T.13:
                    8(5)
T.14:
                   9(5)
27(2)
T.15:
T.Perr':
                            27(1)
29(1)
TbBypass:
                   20(1)
                                      29(1)
TbSelMd:
                   20(2)
21(1)
TbWrite'a:
TbWrite'a%:
                   30(1)
TbWrite'b:
                   21(1)
TbWrite'b%:
                   30(1)
TbWriteEn':
                   20(2)
                            29(1)
                                      30(1)
TempRef!:
                   26(1)
TempSense:
                   29(1)
TempSense!:
                   26(1)
                   14(1)
27(1)
27(1)
                            20(1)
TisIFdata:
                                      27(1)
                                                29(1)
TmPerr:
                            29(1)
Tparity:
TrueA:
                    4(1)
                              5(1)
                                      18(1)
                                                23(3)
                                                         26(1)
                                                                   27(3)
                   30(1)
UFLerr':
                    3(1)
                            24(1)
VCC:
                   26(1)
VEE:
                   26(1)
                   26(1)
29(1)
Whatever:
                            28(1)
←MD:
←MD!:
                   20(1)
                            27(1)
29(1)
27(1)
29(1)
←MD'Dly:
                   20(1)
+MDI:
                   20(1)
←MDI':
                   20(1)
←MDSaved:
                   20(1)
```